![]() |
|
|||||||||||
|
We use PC-based tools: For Verilog simulation we use Fusion/VCSi. To prove the functionality of our cores, we implement them in FPGAs. We have used
Xilinx, Altera,
Microsemi and Lattice for this prototyping. |
|||||||||||
09/03/2015 | © Copyright 2015, Systemyde International Corporation |