41CL Calculator


[home]
[release notes]
[manuals]
[other docs]
[hardware]
[software]
[file area]
[ordering]
[contact us]
[links]
[Systemyde Home]
 

41CL Calculator Verilog source files (.zip, latest version)

41CL Calculator schematic (.pdf, V4 board revision)

41CL Calculator schematic (.pdf, V3 board revision)

41CL Calculator schematic (.pdf, V2 board revision)


The FPGA can be reprogrammed using the Actel FlashPro software and hardware. The CPLD can be reprogrammed using Xilinx ISE software and hardware.

FPGA programming file (.pdb) 03/12/2014 version

CPLD programming file (.jed) 05/13/2013 version


The Flash memory on the board can be programmed via JTAG. This requires a BSDL file to describe the JTAG chain configuration and a configuration file that describes the connection between the FPGA and the Flash memory.

BSDL file for the Actel device (.bsd)

Flash configuration file for the 41CL board (.topflash)


The Flash memory on the board can be reprogrammed via JTAG.
We use TopJTAG software and the JTAG-USB hardware.



12/01/2015
Copyright 2015, Systemyde International Corporation